

## Overview of Networking Devices

2.1.
(a) Number of channels= $12 \times 5 \times 10=600$
(b) Capacity $=600 \times 4 \mathrm{KHZ}=2.4 \mathrm{MHZ}$
2.2. Total output bit-rate of the multiplexer is $160 \mathrm{~Kb} / \mathrm{s}$
(a) Total bit-rate from analog links
$=(5 \mathrm{KHz}+2 \mathrm{KHz}+1 \mathrm{KHz}) \times 2$ samples/cycle $\times 5$ bits/sample
$=80 \mathrm{~Kb} / \mathrm{s}$
(b) Total bit-rate from digital links $=160 \mathrm{~Kb} / \mathrm{s}-80 \mathrm{~Kb} / \mathrm{s}=80 \mathrm{~Kb} / \mathrm{s}$

Total bit-rate per digital line $=\frac{80 \mathrm{~Kb} / \mathrm{s}}{4 \text { lines }}=20 \mathrm{~Kb} / \mathrm{s}$
Pulse stuffing per digital line $=20 \mathrm{~Kb} / \mathrm{s}-8 \mathrm{~Kb} / \mathrm{s}=12 \mathrm{~Kb} / \mathrm{s}$
(c) For a fair share assignement, the size of channels formed on the frame is proportional to the data rate of that line. Assuming 5-b increments in the length of each channel, we need a total of 3 variable-length channels ( $10 \mathrm{~b}+25 \mathrm{~b}+5 \mathrm{~b}$ ) for the three analog lines, four channels of 10 b long each for the four digital lines, plus a 5 b control channel and a guard bit.

Therefore, the frame size $=10+25+5($ analog $)+4 \times 10($ digital $)+5($ control $)$
$+1($ guard $)=86 \mathrm{~b}$
Frame rate $=\frac{160 \times 10^{3} \mathrm{~b} / \mathrm{s}}{86 \mathrm{~b} / \text { frame }}=1,860$ frames $/ \mathrm{s}$
2.3.
(a) Number of characters are $=1$ (sync) +99 (data) $=100$

Synchronization bit rate $=\frac{4800 \mathrm{~b} / \mathrm{s}}{100} \approx 50 \mathrm{~b} / \mathrm{s}$
Number of $150 \mathrm{~b} / \mathrm{s}$ terminals

$$
=\frac{4800-(2 \times 600+5 \times 300+50) \mathrm{b} / \mathrm{s}}{150 \mathrm{~b} / \mathrm{s}}=13.6 \approx 13 \text { terminals }
$$

(b) The number of characters for synchronization is proportional to bit rates. For example, since we need 12 characters for $150 \mathrm{~b} / \mathrm{s}$ terminals, therefore we need 3 characters for synchronization. Frame format in terms of bits is:
$2 \times(12$ char $\times 10 \mathrm{~b} /$ char $)+5 \times(6$ char $\times 10 \mathrm{~b} /$ char $)+13 \times(3$ char $\times 10 \mathrm{~b} /$ char $)+$
$3 \times 10 \mathrm{~b} /$ char $+1 \times 10 \mathrm{~b} /$ char
$=970 \mathrm{~b} /$ frame
2.4.
(a) \#bits/frame (total) $=2 \mathrm{Mb} / \mathrm{s} \times 26 \mu \mathrm{~s} /$ frame $=52$ bits/frame
\#bits/frame $($ data $)=52$ bits/frame $-10=42$ bits/frame
\#channels $=\mathrm{n}=42$ bits/frame $\frac{1}{6 \text { bits } / \mathrm{ch}}=7 \mathrm{ch} /$ frame
(b) $\mathrm{P}[$ clipping $]=\sum_{i=n}^{m-1}\binom{m-i}{i} p^{i}(1-p)^{m-i-1}$
$m=10, n=7, p=0.9$
P [clipping] $=0.947$
2.5. N/A
2.6.
(a)

(b) Mux Output Rate

$$
=4 \text { lines } * 10 \mathrm{Mb} / \mathrm{s}=40 \mathrm{Mb} / \mathrm{s}
$$

Frame Size =
(For Synchronous TDM): 5 ch/frames * $4 \mathrm{~b} / \mathrm{ch}=20 \mathrm{~b} /$ frames
(For asynchronous TDM): Ave: $(20+20+12+20) / 4=18 \mathrm{~b} /$ frames
Frame Rate $=$
(For Synchronous TDM): $40 \mathrm{Mb} / \mathrm{s} / 20 \mathrm{~b} /$ frame $=2 \mathrm{Mframes} / \mathrm{s}$
(For asynchronous TDM): $40 \mathrm{Mb} / \mathrm{s} / 18 \mathrm{~b} /$ frame $=2.22 \mathrm{Mframes} / \mathrm{s}$
(c) Speed of Clock: (4 lines * $10 \mathrm{Mb} / \mathrm{s}$ ) * 1 cycle/b

$$
\begin{aligned}
& =40 \mathrm{M} \text { cycles } / \mathrm{b} \\
& =40 \mathrm{MHz}
\end{aligned}
$$

2.7.
(a) $\rho=\frac{t_{a}}{t_{c}+d}=2 / 8=25 \%$
(b) $P_{j=3}=\frac{\binom{m}{j}\left(\frac{t_{i}}{t_{a}}\right)^{j}}{\sum_{i=0}^{j}\binom{m}{j}\left(\frac{t_{a}}{t_{d}}\right)^{i}}=\frac{\binom{8}{3}\left(\frac{2}{6}\right)^{3}}{\sum_{j=0}^{3}\binom{8}{1}\left(\frac{2}{6}\right)^{i}} \approx 21 \%$
(c) $B=P_{j=n=4}=\frac{\binom{m}{n}(1 / 3)^{n}}{\sum_{i=0}^{n}\binom{m}{i}(1 / 3)^{i}}=\frac{\binom{8}{7}(1 / 3)^{4}}{\sum_{i=0}^{4}\binom{8}{i}(1 / 3)^{i}}$

$$
=\frac{70 / 81}{1+8 / 3+28 / 9+56 / 27+70 / 81} \approx 9 \%
$$

(d) $E[C]=\sum_{j=1}^{4} j p_{j}=1(0.275)+2(0.32)+3(0.213)+4(0.0889) \approx 1.94$
2.8.
(a) $m=4$
$n=2$
Prob[clipping] $=P_{c}=\sum_{i=2}^{3}\binom{3}{i} \rho^{i}(1-\rho)^{3-i}$
$=10.4 \%$ for $\rho=0.2$
$=35.2 \%$ for $\rho=0.4$
$=64.8 \%$ for $\rho=0.6$
$=89.6 \%$ for $\rho=0.8$
(b) $m=4$
$n=3$
Prob[clipping $] P_{c}=\sum_{i=3}^{3}\binom{3}{3} \rho^{3}(1-\rho)^{3-3}$
$=0.0 \%$ for $\rho=0.2$
$=6.4 \%$ for $\rho=0.4$
$=21.6 \%$ for $\rho=0.6$
$=51.2 \%$ for $\rho=0.8$
(c) $n=4$
$P_{4}=100 \%$
2.9.

$$
\rho=\frac{t_{a}}{t_{a}+t_{d}}=0.9
$$

for $m=11$ and $n=10$ :
$P_{c}=$ the clipping prabability

$$
=\sum_{i=n}^{m-1}\binom{m-1}{i} \rho^{i}(1-\rho)^{m-1-i}=\binom{10}{10} \rho^{10}(1-\rho)^{0}=\rho^{10}=\approx 0.35
$$

2.10.

$$
\frac{1}{\mu}\left(1-\frac{\eta}{\rho} m\right)
$$

2.11. See Figure 2.1.


FIGURE 2.1 Modulation techniques in exercise 2.11
2.12.
(a) Assume a packet incoming at input port of IPP has length of $L$ bits. Then,

$$
T=\frac{d+50}{r} \Rightarrow \frac{\partial T^{2}}{\partial d \partial r}=0 \Rightarrow d_{\mathrm{opt}}, r_{\mathrm{opt}}
$$

Therefore ways to optimize the transmission delay T are followings:

- Increase transmission rate (r) by reducing clock cycle time of CPU.
- Define value of d to be equal to highest-probability packet length(L).
(b) For example, if the switch fabric has 5 stages of routing in its internal network, the processing delay mostly depends on AND gate switch time of gates on a fabric. Assume applying CMOS transistors, which are slowest technology for switching transistors, for this switch fabric. Assuming 50-80 ns switch time for CMOS AND gate, the total propagation delay in this switch fabric $=80 \mathrm{~ns} \times 5$ stages=0.4 $\mu \mathrm{s}$. On the other hand, the delay in IPP (D) mostly depends on packet fragmentation and encapsulation delay time. Typical value of this delay time is about tens or hundreds of milliseconds for a 512-bytes packet.

Therefore processing delay in the switch fabric is not significant compared to delay in IPP.

